Quelpr
3 marksLogic Gates

CAPE Physics Unit 2 · 2008 (T&T) · Paper 2 · Question 5(a)(iii)

Logic gates, combinational logic, and binary arithmetic.

Redesign the circuit shown in Figure 9 so that it may be constructed using ONLY NOR gates. Reduce the circuit to the MINIMUM chip count.

This question uses a figure or table from the paper — you'll see it when you practise.

The mark scheme is shown once you've answered.

Practise this question

Other parts of this question

  1. 5(a)(i)Draw the truth tables for a NOR gate and a NAND gate.[2 marks]
  2. 5(a)(ii)Draw a circuit diagram to show how a NAND gate may be constructed from a number of NOR gates.[3 marks]
  3. 5(b)(i)Add the binary numbers 1011 and 101.[1 mark]
  4. 5(b)(ii)Discuss the difference between a half-adder and a full-adder in digital electronics.[2 marks]
  5. 5(b)(iii)Draw a diagram to show how a full adder is constructed from half-adders and give an example to explain its operation.[4 marks]

More practice: the rest of this paper · more Logic Gates questions · all CAPE Physics Unit 2 past papers