1 markLogic Gates
CAPE Physics Unit 2 · 2006 · Paper 2 · Question 7(c)(iii)
Design of a logic system monitoring two doors using NAND gates where logic 1 represents closed, logic 0 represents open, requiring logic 1 output when only one door is open.
What single logic gate is the circuit in (c)(ii) equivalent to?
The mark scheme is shown once you've answered.
Practise this question